Job position Formal Verification Application Engineer
Share this job
Formal Verification Application Engineer – Cambridge
A market leading EDA company is looking for an experienced Engineer to come and join their Application Engineering team in Cambridge. This is a fantastic opportunity for a Formal Verification Engineer to progress into a more customer facing role as you will interact closely with the R&D team and the customer.
In this role you will have a fantastic opportunity to expand your Formal Verification skills and work closely with a leading-edge customer!
Requirements:
• Bachelor or Masters in Electronic Engineering or a related filed
• Proven technical experience in Jasper Gold, OneSpin, or VC Formal is essential
• Knowledge of Verilog, System Verilog or VHDL
• Involved in several tapeouts at multiple technology nodes
For more information on this role or others then please contact Jordan Browne at IC Resources.
Apply to this job!
Find your next job from +1,000 jobs!
-
Manage your visibility
Salary, remote work... Define all the criteria that are important to you.
-
Get discovered
Recruiters come directly to look for their future hires in our CV library.
-
Join a community
Connect with like-minded tech and IT professionals on a daily basis through our forum.
Formal Verification Application Engineer
IC Resources